In the control of grid-connected power inverters, the frequency and amplitude information of fundamental positive-sequence component of grid voltage need to be obtained quickly and accurately, especially when the grid voltage is imbalance, harmonic pollution is serious and DC offset is mixed. A novel phase-locked-loop (PLL) with an improved-dual adaptive notch filter (IDANF) and multi-variable filter (MVF) was proposed in this paper. On one hand, the PLL with IDANF can not only remove the negative sequence components but also achieve an excellent suppression to the fundamental frequency oscillations caused by DC offset. On another hand, PLL with MVF can greatly filter out harmonics on the stationary αβ reference frame. Finally, the results of simulation and experimental examples show that the proposed method is able to accurately obtain the information of grid synchronization signal when the grid voltage is distorted, unbalance and mixed DC Offsets.
I. INTRODUCTION
Based on the current situation of resource depletion, distributed renewable energy, as an important development mode of renewable energy, has been widely concerned. Distributed photovoltaic power generation and distributed wind power have become the development hotspot in recent years [1] . With the increasing permeability of the distributed renewable power to the grid, the grid connected control effect of the grid-connected inverter has more and more influence on the power quality. However, in the control of gridconnected power inverters, the fast and accurate detection of the grid synchronization signal is the key to achieve the grid connected control, especially when the grid voltage is under some severe conditions [2] . The typical diagram of the control system for grid-connected inverter is shown in Fig. 1 . Traditionally, Phase-Locked Loop (PLL) method is applied to detect the grid synchronization signals, which provides reference value for coordinate transformation, decoupling control and unit power operation of grid connected control strategy [3] .
Due to the advantages of simple structure and easy implementation, synchronized reference frame phase-locked loop (SRF-PLL) [3] - [5] has been widely used in obtaining The associate editor coordinating the review of this manuscript and approving it for publication was Dinesh Kumar . grid synchronization information. However, when the power grid voltage is asymmetric and contains multiple harmonics, the power grid information detected by PLL circuit is not the ideal fundamental positive sequence voltage component, and the detection results have errors.
For imbalances and harmonics, [2] uses a second-order adaptive filter (SOAF) and a second-order generalized integrator (SOGI) to extract the fundamental component from the unbalanced and distorted signals. Reference [6] designs a high-frequency harmonic elimination module and uses two orthogonal signals from ANF to separate the positive and negative sequence of the grid voltage. In [7] , three ANF modules are linked together in a parallel, and a symmetric component calculation is designed to get the positive sequence fundamental component. In order to separate the fundamental voltage and harmonic signals from the power grid, a multi-sequence/harmonic decoupling cell is proposed in [8] and a harmonic cancellation module in cascade is introduced in [9] . Unfortunately, the structures are too complex and their computations are too large. References [10] , [11] present that the robust performance of PLL with MVF under harmonic distortions is far superior to that of under imbalances. Reference [12] proposes a MVF-DSOGI-PLL which it is based on a combination of MVF and DSOGI and phase-locked loop to eliminate the effects of harmonics and imbalance. In addition to unbalance and harmonics, power grid voltage signals also contain DC offset which will lead to obvious fundamental frequency oscillation, resulting in large phase estimation error [13] , [14] .
In order to effectively eliminate the DC offset problem during the synchronous signal detection process PLL. Reference [15] proposed a frequency adaptive moving average filter (MAF) unit in stationary coordinates for acquiring and eliminating constant DC components. A variety of PLLs suppression dc offset are studied in detail in [16] , which include using the dq-frame delayed signal cancellation (dq-DSC) operator and the notch filter (NF) as the PLL inloop filtering stages, and using the αβ-frame DSC operator, the complex coefficient filter, and a cross-feedback network for blocking the dc offset before the PLL input. In [17] , two SOGI blocks are cascaded to obtain a cascaded generalized integrator PLL (CGI-PLL) that can eliminate the DC offset in the input signal. In [18] , the dynamic response of a second-order generalized integrated quadrature signal generator (SOGI-QSG) is analyzed from the perspective of the first-order system. Referring to the relationship between the first-order system and the second-order system of the standard, a second-order generalized integral orthogonal signal generator with the fourth-order transfer function is proposed to filter the DC component. In [19] , a new DC offset compensation unit is proposed, which uses mathematical elimination decoupling unit to decouple the fundamental frequency oscillation accurately and quickly, effectively alleviating the influence of DC offset on the phase-locked loop. In reference [20] , a mixed second and third order generalized integrator MSTOGI-PLL is proposed to eliminate the DC offset of the input signal by adding a branch of the third order generalized integrator (TOGI). This paper presents a novel phase-locked-loop (PLL) with improved-double adaptive notch filter (IDANF) and MVF to achieve an accurate and fast estimation of the grid synchronous information under unideal grid conditions, including the harmonics, unbalance, and dc offsets.
And the structure of IDANF-MVF-PLL is simple with the characteristics of frequency adaptive, fast response and strong robustness. Finally, the accurate amplitude, phase angle and frequency information of fundamental positivesequence component can be obtained. Fig.2 is the diagram of the control system for grid-connected inverter with IDANF-MVF-PLL. And the table.1 is the differences between all the PLL in introduction with the proposed approach.
II. IDANF-PLL DESIGN
In the three-phase three wire system, the zero sequence components are ignored, and the three-phase voltage of the power grid under the asymmetric condition can be expressed as the vector sum of the positive and negative sequence components of the fundamental wave:
where, v + , ϕ + , v − , ϕ − are the amplitude and initial phase angle of the fundamental positive and negative sequence voltage respectively, and ω is the actual operation angle frequency of the power grid. The three-phase voltage under the unbalanced grid condition is transformed into the αβ stationary coordinate system, and the relationship between positive and negative sequence voltage
where, q = e −jπ/2 , it represents a phase shift operation with a lag of 90 • . It can be seen from (2) that the separation of positive and negative sequence in αβ stationary coordinate system can be accomplished by phase shifting and simple arithmetic operation of v α and v β . Firstly, the phase-shifting link should be designed to obtain the orthogonal signal of v α and v β . In this paper, according to the input and output characteristics of ANF, the phase shifting link is designed. The transfer function of the ANF is shown in equation (3) [21]
where, D(s) and Q(s) are the transfer function with output x andẋ, respectively. ω ANF is the resonance angular frequency; u is the input signal; ξ is the positive real parameter. The block diagram of ANF is shown in Fig.3 . where, e represents the deviation between the input signal u and output signalsẋ, let ω ANF = ω, then substitute s= jω into (3), we can get
It can be seen that the output signal x of the ANF has a unit amplitude gain and a phase lag of 90 • with respect to the input signal, and theẋ can track the input signal u in real time. Therefore, ANF can be used as a quadrature signal generator to perform phase shift operation on the input signal. According to the ANF transfer function (3), the adjustment time t s of the system can be obtained.
When the input signal frequency is constant, the system adjustment time is mainly affected by the value of the parameter ξ , it is necessary to take a reasonable compromise scheme to achieve the expected effect, so the value of ξ is 0.707.
To further verify the characteristics of the ANF, we obtained the Bode plot of D(s) and Q(s), as shown in Fig. 4 and Fig. 5 , where f = 50 Hz. Fig. 4 and Fig. 5 verify the (4) , and it can be seen from Fig. 4 that when s = 0 Hz, the amplitude of Q(s) is infinitesimal and the phase is 0. Therefore, it can be concluded that Q(s) inhibits the DC component of the input signal.
From Q(s), it can be found that there is a zero point at s by referring to the characteristics of Q(s), so the transfer function of the improved ANF (IANF) is obtained as shown in equation (6) .
2ξ ω ANF s Fig. 7 has similar characteristics as Fig. 5 . The amplitude of the improved D i (s) drops to infinity at S = 0, so the IANF proposed can also filter out the DC component.
Let ω ANF = ω, take s = jω into (6) to get (7)
IANF can still be used as a quadrature signal generator (see (7)). According to (2) and IANF, IDANF is obtained. And its block diagram is shown in Fig. 8 . By adding IDANF to the SRF-PLL, we can get IDANF-PLL which can quickly and accurately extract the grid synchronization signal when the grid voltage is unbalance and contains DC component, its block diagram is shown in Fig. 10 .
The small signal model of the SRF-PLL structure block diagram is shown in Fig. 11 , and its transfer function can be represented by (8) .
The characteristic polynomial of the transfer function represented by (9) is
According to Laws criterion, when k p >0, k i >0, the system can achieve stability. Considering the influence of dynamic response speed and input voltage changes on the system, PI regulator parameters are selected as k p = 0.2, k i = 2.
III. IDANF-MVF-PLL DESIGN
In order to detect the positive sequence component of fundamental wave quickly and accurately under the condition of power grid voltage imbalance and DC offset mixing, and achieve good synchronization when the power grid voltage is distorted, MVF [22] , [23] with good harmonic suppression effect is added to the IDANF-PLL, and a new phase-locked loop IDANF-MVF-PLL is obtained. Its structure diagram is shown in Fig.10 . And under the steady state condition, ω PLL = ω.
Three-phase voltage with unbalance, harmonics and DC components can be expressed by (10) after
where, v αd, v βd represent DC components, the v −n , ϕ −n , v m and ϕ m represent the amplitude and phase of the negative sequence n th and the positive sequence m th harmonic voltages, respectively, ω is the fundamental frequency of the grid voltage, and ω = 100π. According to IDANF-PLL, the input voltage signal v α1, v β1 of MVF in Fig. 10 can be represented by (11) . MVF is used to filter harmonic without delay on the stationary reference frame. The transfer function [24] and block diagram of MVF are presented in (12) and Fig.12 , respectively
(13) can be obtained by (12):
where, ω MVF , k, v α1 , v β1 , v αf and v βf denote the central frequency, dynamic gain, input and output voltages of MVF, respectively. Fig.13 is a Bode diagram of H (s) when k takes different values. When the frequency of the input signal is ω MVF , the amplitude of the transfer function becomes 1 and the phase delay is 0.
Let ω = ω MVF , the Laplace transform of (11) is substituted into (13) , and then the output signals v αf ,v βf of MVF are obtained through the inverse Laplace transform, as shown in (14)
where,
N β = sin(-nωt +ϕ −n +T n ) − e −kt sin(ωt +ϕ −n +T n ) (18) where,
T n = tan −1 A n (20)
The gain coefficient of MVF is:
From (15), (19) , (21) , (23) and (24), when m = 1, the gain Y m = 1 and the phase of the fundamental positive-sequence component remains unchanged. For the harmonics (m,n > = 2), MVF has a good attenuation effect.
Furthermore, according to [25] , with the decrease of k, the filtering performance of the MVF will improve but the transient duration will increase. Therefore, there is a tradeoff for the selection of k to improve the response speed and suppress the voltage harmonic by MVF at the same time. According to the relationship between attenuation coefficient and settling time in [12] , we take k = 100.
In summary, we can confirm that the MVF has the capacity to greatly reduce the harmonic components of input signal, the output signals v αf and v βf of MVF contain almost no harmonic components (see pig.10).
Finally, the frequency, phase and amplitude of fundamental positive sequence can be quickly and accurately extracted by the proposed PLL (see Fig.10 ) when the grid is unbalanced, distorts seriously and is mixed DC offset.
IV. SIMULATION AND EXPERIMENT
Matlab /Simulink is used to simulate the system shown in Fig. 13 to verify the effectiveness of the PLL presented in this paper. The nominal frequency is 50 Hz, and the amplitude is normalized to 1pu.
Set the three-phase grid voltage input as follows: When t = 0.4s, DC offset is injected into the three-phase voltage; when t = 0.5s, the amplitudes of v b drop by 75%. when t = 0.6s, 15% 5 th harmonic, 10% -5 th harmonic, 8% 7 th harmonic, 8% 9 th harmonic, 5% of the -11 th harmonic and 3% 13th harmonic are injected the grid voltage. The simulation results are shown in Fig.14. It can be seen from Fig. 14 To confirm the effectiveness of the proposed PLL, the experiments are implemented in this section and the experimental results are analyzed. The main digital signal processing chip DSP used in the platform is TI's TMS320F28335, and the sampling frequency of the DSP is 10kHz; the output result of synchronous signal of power grid is converted into analog signal output according to the maximum range of 8bit-D/A (TLC7226); the oscilloscope is Tektronix's MDO3014; Due to the limitation of experimental conditions, A/D sampling signal of three-phase power grid voltage under various complex conditions is transmitted through numerical signals. In this paper, DSOGI-MVF-PLL [12] with similar structure is used in comparative experiments. DSP receives the digital analog power grid signal, and extracts the frequency and amplitude signals of the power grid by applying the methods proposed in this paper and [12] , then converts them into analog output through D/A, finally observes the power grid voltage and the frequency and amplitude signals extracted by the two methods with an oscilloscope. This paper verifies the performance of IDANF-MVF-PLL from the following three aspects: 1) Input voltage mixed with DC offset; 2) Input voltage drops; 3) Input voltage contains multiple harmonics. The experimental results are shown in Fig. 15, Fig. 16 and Fig. 17 .
As shown in Fig.15 , when the input voltage is mixed with the DC component, the IDANF-MVF-PLL can quickly lock the fundamental frequency and amplitude of the grid voltage, while the MVF-DSOGI-PLL is always fluctuating.
It can be seen from Fig. 16 that the two phase-locking methods can detect the positive-sequence fundamental component of the power grid under the voltage drop condition, but the DSOGI-PLL has a longer response time and larger fluctuation than IDANF-MVF-PLL with an adjustment time of about half a grid period. The IDANF-MVF-PLL shows faster response speed and higher stability.
Both IDANF-MVF-PLL and MVF-DSOGI-PLL adopt MVF to filter out harmonics, so the detection effect of the two methods is almost the same under the condition of power grid distortion. As shown in Fig. 17 , the stable frequency fluctuates near the fundamental frequency, and the frequency error is controlled within ±0.04 Hz, so the phase-locked performance is not affected by the distortion.
V. CONCLUSION
In order to achieve fast and accurate acquisition of voltage frequency and amplitude information in the case of voltage distortion, unbalance and DC offset in power grid. Firstly, this paper improves the ANF and designs an IDANF which can filter both the DC offset and the fundamental negative sequence. Then, it is combined with MAF into SRF-PLL, and finally IANF-MAF-PLL with good dynamic response and almost no influence on frequency-locked dynamic performance is obtained. By comparing with MVF-DSOGI-PLL, it can be concluded that the phase-locked method designed in this paper still has better detection effect under the conditions of grid voltage with unbalance, harmonic and DC offset.
